

**c.md**<sup>™</sup> california micro devices

**Interface Protection for HDMI**


## Interface Protection for HDMI

### INTRODUCTION

The High-Definition Multimedia Interface (HDMI) combines a high-speed unidirectional TMDS data link with low speed, bi-directional control and status links (DDC and CEC) and configuration protocols in a single user-friendly high-performance connector.

"Ease of use" for such a complex interface implies a certain durability and ruggedness in the consumer electronics environment. Delicate signaling and precise protocols must endure serious misuse without complaint. For example, the "same connector on each end" implementation mimics the simplicity of RCA phono jacks, which can be plugged into illegal configurations via "adapter" cables, or can be used to connect two outputs together erroneously. Additionally, for any I/O signal exposed to the outside world, ESD strikes are a constant danger during interconnection. A single spark can render an entire entertainment system useless.

The high-performance digital imaging silicon ASICs required for these applications usually include some protection sufficient for a controlled manufacturing environment. But the physics of their deep sub-micron fabrication geometry must be optimized for performance, not ruggedness, and is no match for the uncontrolled ESD environment of the end-user. Therefore, even the most basic HDMI port implementation for these applications necessarily entails multiple external interface and protection circuits. The diagram below shows a discrete implementation of all the necessary and desirable interface protection and isolation functions.



Here, each TMDS line is protected from ESD with a low-capacitance Dual Rail Clamp diode pair that routes negative ESD pulses directly into ground, and positive pulses back to ground through a zener diode. Each of the signal lines exposed to the HDMI connector are protected in this manner. All of these clamps are further prevented from providing a DC backdrive path through a blocking circuit from the biasing supply.


In the discrete schematic above, there are hidden implementation pitfalls that may not be initially obvious. These potential hazards include impedance and layout tuning for TMDS lines, appropriate threshold voltages and  $R_{DS(on)}$  characteristics of level shifting N-FETs, ESD clamp levels, response times and matched parasitic inductance, overcurrent protection for outputs, and backdrive protection for all signals.

Successful high speed TMDS differential signal routing is a complex system design challenge in itself. Adding even the most minute parasitic loading for ESD protection to these finely tuned transmission lines can often be the difference between pass or fail. The resulting transmission line characteristics and impedance matching cannot be easily predicted from mere component level specifications, and indeed, some counter-intuitive results may be observed. For example, adding trace inductance or stubs can, in certain cases, actually improve the characteristic impedance of the line while retaining optimal ESD clamping.


ESD protection and backdrive protection are important on each and every external signal line, especially with multiple power domain entertainment systems (DVD, HDTV, Satellite Receiver, Audio Decoders, etc.). While the need for ESD clamps on exposed signal lines is obvious, the potential for backdrive and its ill effects is not always apparent, even with rigorous system testing. Early PCs with CMOS parallel ports experienced this problem with certain printers upon the advent of soft power management. Upon entering power-saving states, the PC would shut down its internal power planes -while external peripherals- such as printers, were still powered from their own sources. In some cases, often via output ESD clamps, a forward biased path was energized that could "charge" the bulk capacitance of the internal power planes with mere milliamps. This unexpected voltage level could cause problems with Power-On-Reset circuits causing the system to hang on recovery from standby states. Obviously, in the modular digital entertainment systems enabled by HDMI, this potential complication with independent power management also exists.

### **TMDS PROTECTION**


A dual-rail clamp ESD protector's primary function is to shunt high-voltage ESD pulses off of the TMDS node by presenting a very low impedance dynamic path to ground, away from the delicate HDMI or DVI PHY logic. During normal operation, though, it is imperative that the impact of the parasitic inductance and capacitance of the ESD device be minimized.



The channel capacitance of the reverse biased ESD clamp diodes and the parasitic series inductance of the package leads and bond wires (shown below) create a lumped resonant LC tank circuit that creates a low impedance shunt at the natural self-resonance frequency of the device.




The impedance at this resonant frequency and the quality factor (Q) of the insertion loss notch determine how much this resonance point will distort the signal. The following plot shows the range of possible resonant frequencies for a SOT23-6 package with 1.0 to 1.5pF of channel capacitance (approx 3.1GHz with 1.5pF to 4.2GHz with 1.0pF).




The maximum transition rate of the data on a TMDS pair at 165MHz is 1.65GHz (with a square wave having odd harmonics at 4.95GHz, 8.25GHz, and so on.)

The extent to which the parasitic self-resonance notch attenuates the spectral components of the signal non-linearly determines the amount and shape of the deformation of the resultant waveform. (Increasing {GRN/BLU/AQUA} effect of parasitic capacitance shown below on a 1.65GHz square wave.)




The actual parasitic model of a protection component has multiple elements, in addition to the complex and difficult to control PCB elements. The "GROUND" of the protection device is isolated from the "GROUND" on the PCB and is yet again isolated somewhat from the Return "GROUND" at the HDMI connector. The self-resonance frequency and thus the parasitic insertion loss notch can be


moved higher by minimizing the inductance in this return path via optimization of the ground paths in the protection IC(s). Increasing the number of paralleled ground pins on a given package, for example, can help in this manner.



The complexity of these factors, hidden by the simplicity of a schematic diagram, are obviated in the following 3D depiction of a protection integrated circuit. The elevated lead frame shape, the permeability of the plastic molding, the height of the silicon die and of course wire bond diameter and length are all contributing factors to the resulting parasitic impedance and RF frequency response of the high-speed traces.



Minimizing parasitic effects by reducing their magnitude is a priority in HDMI interface protection design, but matching the parasitics can often be even more important. Slight variations in parasitic inductance or capacitance, can create critical phase distortion in the parallel TMDS signals. While the clock recovery system is more forgiving for inter-pair skew, the intra-pair skew is specified very tightly. Intra-pair skew shifts the crossing level of the D+/D- lines away from the optimal 50% level, thus reducing available margin in the recoverable signal eye-diagram.




The HDMI Specification, Version 1.1 specifies "Intra-Pair Skew at Source Connector," at a maximum of  $0.15 \cdot T_{bit}$ , or less than about 90ps @ 1.65GHz. "Inter-Pair Skew at Source Connector" is a more "relaxed"  $0.20 \cdot T_{pixel}$ , or less than about 1.2ns @ 165MHz.

In a sample package, a variance of 0.02pF, channel-to-channel can produce negligible variations in both inter- and intra-pair skew on the order of 5-6ps. A variance of 0.2pF (min-to-max or sample-to-sample) can introduce more than 60ps of fixed skew on a given design, independent of connector and PCB considerations. Detailed attention to matching protection device parasitics at the component level enhances the performance margins as well as the robustness and durability of the design.

**LEVEL SHIFTING**

Many advanced HDMI/DVI controller chips provide "5 Volt Tolerant" inputs. These controllers use advanced high-speed sub-micron CMOS processes, especially when they are integrated with the physical layer transceivers of the TMDS links, and the physical implementation of the I/O structures are not capable of withstanding the abuse present in the demanding consumer electronics environment.

These devices may be very capable of shifting 5V and 3.3V levels between the ASIC and other internal circuitry, but connecting the DDC, CEC or even Hotplug Detect I/O signals directly to external HDMI pins subjects the respective controller ASIC to a much more rigorous and uncontrolled environment. Even when the ASIC provides tolerant I/O cells, it can be beneficial to use an external level shifter for further isolation and backdrive protection.




Simple NFET level translation techniques use the bidirectional nature of the FET and the low threshold voltage to "clamp" the low-side of the protection block to a reference voltage, such as the VDD of the low-voltage ASIC. Unexpected glitches and peaks that might normally destroy these integrated "tolerant" structures are easily absorbed by the relatively higher power external devices.

**BACKDRIVE PROTECTION**

Every external signal is a potential backdrive problem, especially output signals with pullups at the other end of the cable. For bi-directional DDC and CEC lines, the backdrive condition is a potential problem on both the HDMI Source and Sink side.

Internal ESD clamp diodes (provided in ASICs for typical 2kV manufacturing ESD protection) can provide a direct path for pullups on the other end of the cable to "seep" current into the local LV VDD rail, possibly causing Power-On-Reset issues if the "off" rail starts at a higher voltage than expected when turned "on."



Additionally, the HDMI Specification demands a fairly broad level of robustness beyond this potential functional anomaly.

**Section 4.2.11 Robustness Requirements**

*No damage to the HDMI Source or Sink can result from the shorting of any combination of signals on any connector. If two HDMI Sources are connected together with a single cable, no damage can occur to either of the Sources. If two HDMI Sinks are connected together with a single cable, no damage can occur to either of the Sinks.*

Two sources plugged into each other, or an HDMI source being driven by a non-standard DVI-HDMI adapter cable/repeater might cause actual damage to the unprotected design. An external interface protection and isolation device can usually dissipate much more energy than the tiny structures available on a dense ASIC, and may mean the difference between a survivable user error and a merchandise return.

**SOURCE +5VOUT OVERCURRENT PROTECTION**

Section 4.2.7 of the HDMI Specification defines maximum and minimum bounds for output current from the HDMI Source. Not only is the 500mA max specification important for compliance, but most HDMI connectors may not be able to handle much more than half an amp without permanent damage. Again, backdrive current is also a critical issue on this pin, even though it is not specifically outlined other than in Section 4.2.11.

It may be tempting to connect the local +5V supply rail in the Source directly to this output pin, or through a shunt resistor or other passive device, but great care must be taken to meet the minimum output voltage requirements of the HDMI specification. A semiconductor current limit device using a low Rds(on) pass FET and precision low-ohm current sense resistor can provide an

